[En-Nut-Discussion] Problem with ETH PHY Lan8742

[Uwe Bonnes]

>>>>> "Ole" == Ole Reinhardt <ole.reinhardt at embedded-it.de> writes:
    ...
    Ole> Not really. But I can imagine problems with the default
    Ole> configuration of the MII pins of the CPU during CPU reset. That's
    Ole> the reason for the above mentioned PHY reset code, that I added in
    Ole> my project.

SVN Rev.6524 provides a way for LAN87xx chips to set the normally strap
provides values by software. No GPIO pin and connection for a dedicated PHY
reset is needed.

Bye
-- 
Uwe Bonnes                bon at elektron.ikp.physik.tu-darmstadt.de

Institut fuer Kernphysik  Schlossgartenstrasse 9  64289 Darmstadt
--------- Tel. 06151 1623569 ------- Fax. 06151 1623305 ---------